• No Comments

SSTL_3, V, defined in EIA/JESD ; SSTL_2, V, defined in EIA/ JESDB used in DDR among other things. SSTL_18, V, defined in. STUB SERIES TERMINATED. LOGIC FOR VOLTS (SSTL_2). EIA/JESD SEPTEMBER ELECTRONIC INDUSTRIES ALLIANCE. JEDEC Solid State . SSTL (JESD, JESDB, JESD). • HSTL (JESD). LVTTL and LVCMOS were developed as a direct result of technology scaling. With each reduction in.

Author: JoJozilkree Mezitaur
Country: Republic of Macedonia
Language: English (Spanish)
Genre: Life
Published (Last): 18 May 2018
Pages: 424
PDF File Size: 11.52 Mb
ePub File Size: 4.22 Mb
ISBN: 413-9-65917-341-8
Downloads: 14792
Price: Free* [*Free Regsitration Required]
Uploader: Shalkis

However in order to provide a basis, the driver characteristics will be derived in terms of a typical 50? However a Class II buffer would dissipate more power due to its larger current drive and thus might require special cooling.

Class I or The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. The second clause defines jesx8 minimum dc and ac input parametric requirements and ac test conditions for inputs on compliant devices. All recipients of this errata are asked to replace page 7 with the corrected page included in this errata.

Typically the value of VREF is expected to be 0. The standard defines a reference voltage VREF which is used at the receivers as well as a voltage VTT to which termination resistors are connected.


Note however, that all timing specifications are still set relative to the ac input level. Units V mV 9h 1 1 0. The standard is particularly intended to improve operation in situations where busses must be jezd8 from 9g large stubs. AC test conditions may be measured under nominal voltage conditions as long as the supplier can demonstrate by analysis, that the device will meet its timing specifications under all supported voltage conditions.

The test circuit is assumed to be similar to the circuit shown in figure 9.

In order to meet the mV minimum requirement for VIN, a minimum of 8. The output specifications are divided into two classes, Class I and Class II, which are distinguished by drive requirements and application.

The Standards, Publications, and Outlines that they jesd88 are accepted throughout the world. Busses may be terminated by resistors to an external termination voltage.

However, jeed8 drivers are connected directly onto the bus so there are no stubs present. The tester may therefore supply signals with a 1.

Stub Series Terminated Logic

One advantage of this approach is that there is no need for a VTT power supply. F or info rm ationcon tact: The test circuit is assumed to be similar to the circuit shown in figure 5.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are jesf8. An example is shown in figure 7. The dc values are chosen such that the final logic state is unambiguously defined, that is once the receiver input has crossed this value, the receiver will change to and maintain the new logic state.


This is illustrated in figure 2.

EIA JEDEC STANDARD jesdb-sstl_2_百度文库

The ac values are chosen to indicate the jrsd8 at which the receiver must meet its timing specifications. If you have downloaded the file prior to date of errata jes8 reprint page 7. The system designer can be sure that the device will switch state a certain amount of time after the input has crossed ac threshold and not switch back as long as the input stays beyond the dc threshold. In some standards this ratio equals 0.

Units V V Notes 2. NOTE 2 A 1. Figure 3 shows the typical dc environment that the output buffer is presented with. In this non binding section we will show some derived applications.

This is accomplished precisely because drivers and receivers are specified independently of each other. Under these conditions VOH is 1.