• No Comments

IBM System Storage DS Architecture and Implementation. Front Cover. IBM Redbooks, Bertrand Dufrasne. IBM, International Technical Support. Front cover IBM System Storage DS Architecture and Implementation High Density Storage Enclosure 8 Gbps Host Adapters 4-Port Device Adapter. Front cover IBM System Storage DS Architecture and Implementation Learn the DS and DS new and common features Plan, install, and.

Author: Bat Tygoktilar
Country: Norway
Language: English (Spanish)
Genre: Politics
Published (Last): 11 October 2013
Pages: 261
PDF File Size: 18.78 Mb
ePub File Size: 17.12 Mb
ISBN: 513-7-66797-382-6
Downloads: 58831
Price: Free* [*Free Regsitration Required]
Uploader: Tojar

Mutual surveillance also enables the operating system to monitor for service processor activity and can request a service processor repair action if necessary.

Transfers are bidirectional, which snd data can flow to and from a impelmentation simultaneously. Figure on page 38 shows how the DS hardware is shared between the servers. However, this number can increase depending on DDM intermix. With this feature, the maximum configurations are: Any subsequent failure during the reconstruction within the same array second drive failure, second coincident medium errors, or a drive failure and a medium error can be recovered without loss of data.

Figure shows a rear view of a DS or DS processor complex. When a host operating system issues a write to a logical volume, the DS host adapter directs that write to the CEC that owns the LSS of which that logical volume is a member. For further information, see 8. At any time, you can logically configure your CoD drives, concurrently with production, and you are automatically be charged for the capacity. The capacity storagee the array is subdivided into equal-sized partitions, called extents.

This feature allows you to establish a FlashCopy relationship where the target is a remote mirror Metro Mirror primary volume keeping the pair in the full duplex state. The following topics implementatiion covered in this chapter: FlashCopy and Xrchitecture SE allow production workloads to continue execution concurrently with data backups.

Each storage enclosure contains two port bridges. If you order a system with, for example, 96 drives, you will get two Device Archietcture DA pairs.


This is a common cause of unplanned outages. Additionally, they also consume much less power. This ensures that the DS can use a stable and well-proven operating environment, offering the optimum in availability. Some measurements may have been made on development-level systems and there is no guarantee that these measurements be the same on generally available systems. When a subsequent FlashCopy is initiated, only the data required to make the target current with the source’s newly established point-in-time is copied.

The process of selecting the RAID type for an array is also called defining an array. This configuration of the Model is available as a dual 2-way processor complex with storage enclosures for up to DDMs and 4 FC host adapter cards.

Figure DS HA plug order Fibre Channel is a technology standard that allows data to be transferred from one node to another at high speeds and great distances up to 10 km. The green indicator shows disk activity, while the amber indicator is used with light path diagnostics to allow for easy identification and replacement of a failed DDM.

It means that all data travels through the shortest possible path In the DS, a faster application-specific integrated circuit ASIC and a faster processor is used on the device adapter cards compared to adapters of other members of the DS family.

This function is called FlashCopy.

If an additional 16 DDMs are subsequently ordered, they will be added to the same upper and lower enclosure pair. All memory syste, on any processor complex is accessible to architedture processors in that complex. The DS provides two important reliability, availability, and serviceability enhancements to Full Disk Encryption storage: Further, the metadata also contains information used as an additional level of verification to confirm that the data returned to the host is coming from the desired location on the disk.

IBM System Storage DS8800 – Architecture and Implementation

In addition, the existing data in cache for which there is still only a single volatile copy is added to the NVS so that it remains available if the attempt to destage fails or a server reboot occurs. Hardware components and architecture 41 3.


Each disk is attached to both switches. Generally, order two management consoles to act as a redundant pair.

IBM System Storage DS Architecture and Implementation | IBM Redbooks

Table of contents Chapter 1. The data and parity bits float between the 7 or 8 drives to provide optimum write performance. Figure shows how a logical volume is allocated with andd CKD volume as an example. It means that a mini-loop is created between the DA port and the disk. A base frame with a two-way processor contains two BBUs and a base frame with a four-way processor contains three BBUs The base frame can contain up to ten disk enclosures, each of which can contain up stofage 24 disk drives.

Due to the switch-based architecture of the DS, this effect will be minimal. However, any data written to stoorage TSE volume must have enough physical storage to contain this write activity. Arrays across loops Each array site consists of eight DDMs. Both are designed to support the most demanding business applications with their exceptional all-around performance and data throughput.

Data is held in cache as long as possible using this smart caching algorithm.

IBM System Storage DS – Architecture and Implementation | Storage CH Blog

The decision of when and what to prefetch is made in accordance with the Adaptive Multi-stream Prefetching AMPa cache management algorithm. They are simply added to the end of the loop; Eight DDMs will go in one disk enclosure of the pair and the remaining eight DDMs will go in the other disk enclosure. stotage

These changes use the many strengths of the PCI Express architecture. A new feature in Kmplementation is the ability to confine most processor checkstops to the partition that was using the processor at the time.