DG403 DATASHEET PDF
Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low DG Improved, Dual, High-Speed Analog Switches. Data Sheet. Overview: Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and . The DG, DG and DG monolithic CMOS analog switches have TTL and CMOS compatible digital Details, datasheet, quote on part number: DG .
||19 October 2008
|PDF File Size:
|ePub File Size:
||Free* [*Free Regsitration Required]
DG (INTERSIL) PDF技术资料下载 DG 供应信息 IC Datasheet 数据表 (5/44 页)
This allows C1 to charge up to the analog input voltage. Peak Detector A3 acting as a comparator provides the logic drive for d4g03 SW1.
One control signal selects the timing capacitor C1 or C2. Information furnished by Intersil is believed to be accurate and reliable. Limit forward diode current to maximum current ratings. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this speci?
dg Stock and Price by Distributor
These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. Accordingly, the reader is cautioned to dztasheet that data sheets are current before placing orders. Logic input waveform is inverted for switches that have the opposite logic sense. Low charge injection simpli? No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
The system will therefore store the most positive analog input experienced.
The dayasheet switches are bilateral, equally matched for AC or bidirectional signals. CL includes fixture and stray capacitance. Single or Split Supply Operation Applications? An epitaxial layer prevents the latch-up associated with older CMOS technologies. The pinout is similar, permitting a standard layout to be used, choosing the switch function as needed. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
Another one selects eIN or discharges the capacitor in preparation for the next integration cycle. The output of A2 is fed back to A3 and compared to the analog input eIN. Sample and Hold Circuits? However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use.
For information regarding Intersil Corporation and its products, see web site http: Low Power Consumption PD. Refer to Figure 1 for test conditions. The 44V maximum voltage range permits controlling 30VP-P signals. Intersil semiconductor products are sold by description only. For load conditions, see Specifications.